Back to Gap Map Infrastructure / Edge AI hardware

Hailo-10H

Hailo Technologies
documented / Overall score: 3.5

Hailo's generative-AI edge accelerator, sold as an M.2 module and as a bare chip, delivering 40 TOPS at INT4 and 20 TOPS at INT8 at about 2.5W typical power. Unlike the Hailo-8 it adds a direct DDR interface, so it can run language and vision-language models on-device. It targets PCs, automotive and edge devices needing local generative AI.

Openness

3 high confidence
3.0
schematics
none
toolchain
partial (open runtime + MIT GenAI model zoo)
datasheets
public (June 2025)
blobs
required (proprietary silicon/firmware)
retail
open_market (M.2 modules purchasable)
form_factor
module (M.2 accelerator module, also sold as bare silicon)

Hailo publishes a public datasheet and open-sources its GenAI model zoo and HailoRT runtime under MIT and LGPL-2.1. But the Dataflow Compiler that turns a model into something the chip can run is closed and available only to customers, and no schematic or board file is published for the module.

Adoption

3 medium confidence
3.0

Hailo-10H is a newer generative-AI part, sold through at least two independent module vendors (AAEON/UP and Geniatech), with a dedicated GenAI model-zoo repository backing it. It has a smaller install base than the Hailo-8, whose runtime repository sees much more activity.

Capability

4 high confidence
4.0

The DDR interface lets the Hailo-10H run LLMs, VLMs and Stable Diffusion locally, as both AAEON/UP and Geniatech describe. That puts it a step above the Hailo-8, which is limited to vision models and bounded by on-die memory.

Verified 2026-09-29, except some scores, still awaiting re-confirmation